Adlink CoreModule 435 Bedienungsanleitung

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Hardware Adlink CoreModule 435 herunter. ADLINK CoreModule 435 User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken

Inhaltsverzeichnis

Seite 1 - Reference Manual

CoreModuleTM 435 (PC/104 Single Board Computer)Reference ManualP/N 50-1Z085-1010

Seite 2 - Audience

Chapter 2 Product Overview4 Reference Manual CoreModule 435Product DescriptionThe CoreModule 435 SBC is an exceptionally high integration, x86-based P

Seite 3 - Contents

Chapter 2 Product OverviewCoreModule 435 Reference Manual 5• Serial Ports ♦Provides four 10-pin headers and four buffered RS-232 serial ports with ful

Seite 4

Chapter 2 Product Overview6 Reference Manual CoreModule 435VGA Interface ♦VGA Controller with 230 MHz triple RAMDACs for 1600 x 1200 x 85 Hz display♦S

Seite 5

Chapter 2 Product OverviewCoreModule 435 Reference Manual 7Block DiagramFigure 2-2 shows the functional components of the module. Figure 2-2. Block

Seite 6

Chapter 2 Product Overview8 Reference Manual CoreModule 435Major Component (IC) DefinitionsTable 2-1 describes the major ICs on the CoreModule 435, an

Seite 7 - Chapter 1 About This Manual

Chapter 2 Product OverviewCoreModule 435 Reference Manual 9Figure 2-3. Component Locations (Top Side)Ethernet EEPROM (U20)Atmel AT93C46DN-SH Three-

Seite 8

Chapter 2 Product Overview10 Reference Manual CoreModule 435Figure 2-4. Component Locations (Bottom Side)Header, Connector, and Socket Definitions

Seite 9

Chapter 2 Product OverviewCoreModule 435 Reference Manual 11 Figure 2-5. Header Pin Sequence IdentificationJ7 – Power Top 10-pin, 0.100&quo

Seite 10 - Product Description

Chapter 2 Product Overview12 Reference Manual CoreModule 435Figure 2-6. Header and Connector Locations (Top Side)NOTE Black dots on vertical header

Seite 11 - • Video (LCD/CRT) Display

Chapter 2 Product OverviewCoreModule 435 Reference Manual 13Figure 2-7. Header and Socket Locations (Bottom Side)Jumper Header DefinitionsTable 2-3

Seite 12 - • Miscellaneous

Notice PageDISCLAIMER ADLINK Technology, Incorporated makes no representations or warranties with respect to the contents of this manual or of the ass

Seite 13 - Block Diagram

Chapter 2 Product Overview14 Reference Manual CoreModule 435Figure 2-8. Jumper Header Locations (Top Side)JP2JP1JP8JP5JP6JP7Key:JP1 - Serial Port 2

Seite 14 - Chapter 2 Product Overview

Chapter 2 Product OverviewCoreModule 435 Reference Manual 15SpecificationsPhysical SpecificationsTable 2-4 shows the physical dimensions of the module

Seite 15

Chapter 2 Product Overview16 Reference Manual CoreModule 435Mechanical SpecificationsFigure 2-9. Mechanical Dimensions (Top View)NOTE All dimension

Seite 16

Chapter 2 Product OverviewCoreModule 435 Reference Manual 17Power SpecificationsTable 2-5 provides the power requirements for the 300 MHz and 800 MHz

Seite 17

Chapter 2 Product Overview18 Reference Manual CoreModule 435

Seite 18

CoreModule 435 Reference Manual 19Chapter 3 HardwareOverviewThis chapter discusses the ICs and interfaces of the module features in the following orde

Seite 19 - Jumper Header Definitions

Chapter 3 Hardware20 Reference Manual CoreModule 435CPU The CoreModule 435 offers two versions of an embedded CPU—the DMP Vortex 86SX and 86DX—operati

Seite 20

Chapter 3 HardwareCoreModule 435 Reference Manual 21Interrupt Channel Assignments The interrupt channel assignments are shown in Table 3-1. Legend: D

Seite 21 - Specifications

Chapter 3 Hardware22 Reference Manual CoreModule 435Memory MapThe following table provides the common PC/AT memory allocations. These are DOS-level ad

Seite 22 - Mechanical Specifications

Chapter 3 HardwareCoreModule 435 Reference Manual 23Serial Interface The Vortex CPU contains the circuitry for all four serial ports. The CoreModule 4

Seite 23 - Thermal/Cooling Requirements

CoreModule 435 Reference Manual iiiContentsChapter 1 About This Manual ...

Seite 24

Chapter 3 Hardware24 Reference Manual CoreModule 435For example, you must tie pin 3 (Rx Data –) to pin 5 (Tx Data –) and pin 4 (Tx Data +) to pin 6 (R

Seite 25 - Chapter 3 Hardware

Chapter 3 HardwareCoreModule 435 Reference Manual 25Note: The shaded table cells denote power or ground. The * symbol indicates the signal is Active L

Seite 26 - Memory and Flash

Chapter 3 Hardware26 Reference Manual CoreModule 435USB Interface The CoreModule 435 contains one root USB (Universal Serial Bus) hub and two function

Seite 27 - Table 3-2. DMA Map

Chapter 3 HardwareCoreModule 435 Reference Manual 27Utility Interface The Utility interface provides various utility and I/O signals on the module and

Seite 28 - I/O Address Map

Chapter 3 Hardware28 Reference Manual CoreModule 435Fast Ethernet Interface The Fast Ethernet solution originates from the Vortex 86SX/DX CPU and cons

Seite 29 - Serial Interface

Chapter 3 HardwareCoreModule 435 Reference Manual 29Gigabit Ethernet Interface The Gigabit Ethernet solution originates from the 82541PI Gigabit Ether

Seite 30

Chapter 3 Hardware30 Reference Manual CoreModule 435Gigabit Ethernet External LED Interface This header provides signals for an external LED that indi

Seite 31

Chapter 3 HardwareCoreModule 435 Reference Manual 31Table 3-13 describes the pin signals of the Video interface, which uses a 44-pin, right-angle head

Seite 32 - USB Interface

Chapter 3 Hardware32 Reference Manual CoreModule 435Note: The shaded table cells denote power or ground. Serial Peripheral Interface (SPI)The CoreModu

Seite 33 - Utility Interface

Chapter 3 HardwareCoreModule 435 Reference Manual 33Note: The shaded table cells denote power or ground. MiscellaneousReal Time Clock (RTC) The CoreMo

Seite 34 - Fast Ethernet Interface

Contentsiv Reference Manual CoreModule 435Serial Console BIOS Setup...

Seite 35 - Gigabit Ethernet Interface

Chapter 3 Hardware34 Reference Manual CoreModule 435Oops! Jumper (BIOS Recovery)The Oops! jumper is provided in the event you have selected BIOS setti

Seite 36 - Video (TFT/VGA) Interface

Chapter 3 HardwareCoreModule 435 Reference Manual 35Watchdog TimerThe Watchdog Timer (WDT) restarts the system if an error or mishap occurs, allowing

Seite 37

Chapter 3 Hardware36 Reference Manual CoreModule 435

Seite 38 - Low Pin Count Interface (LPC)

CoreModule 435 Reference Manual 37Chapter 4 BIOS SetupIntroductionThis section assumes the user is familiar with general BIOS Setup and does not attem

Seite 39 - Miscellaneous

Chapter 4 BIOS Setup38 Reference Manual CoreModule 435♦[No Delay] for Sredir Memory Display Delay8. Restore power to the CoreModule 435.9. Press the F

Seite 40 - Serial Console

Chapter 4 BIOS SetupCoreModule 435 Reference Manual 39BIOS Setup MenusThis section provides illustrations of the seven main setup screens in the CoreM

Seite 41 - Power Interface

Chapter 4 BIOS Setup40 Reference Manual CoreModule 435♦System Date (day of week, mm:dd:yyyy) – This field requires the alpha-numeric entry of the day

Seite 42

Chapter 4 BIOS SetupCoreModule 435 Reference Manual 41• PIO Mode – [Auto; 0; 1; 2; 3; 4]• DMA Mode – [Auto]• S.M.A.R.T. – [Auto; Disabled; Enabled]• 3

Seite 43 - Chapter 4 BIOS Setup

Chapter 4 BIOS Setup42 Reference Manual CoreModule 435SB LAN [Enabled; Disabled]MAC Address XX X

Seite 44 - OEM Logo Utility

Chapter 4 BIOS SetupCoreModule 435 Reference Manual 43• IRQ5 – [Available; Reserved]• IRQ6 – [Available; Reserved]• IRQ7 – [Available; Reserved]• IRQ9

Seite 45 - BIOS Setup Menus

ContentsCoreModule 435 Reference Manual vList of TablesTable 2-1. Major Component (IC) Descriptions and Functions ...

Seite 46 - BIOS Advanced Setup Screen

Chapter 4 BIOS Setup44 Reference Manual CoreModule 435• Quiet Boot – [Disabled; Enabled]• Add On ROM Display Mode – [Force BIOS; Keep Current]• Bootup

Seite 47

Chapter 4 BIOS SetupCoreModule 435 Reference Manual 45d. Re-type the password when prompted by the pop-up entry field and press <Enter> again.

Seite 48 - BIOS PCIPnP Setup Screen

Chapter 4 BIOS Setup46 Reference Manual CoreModule 435SouthBridge Configuration• SouthBridge Chipset ConfigurationP.O.S.T. Forward To [Disabled; COM1]

Seite 49 - BIOS Boot Setup Screen

Chapter 4 BIOS SetupCoreModule 435 Reference Manual 47♦WatchDog Configuration• WatchDog 0 Function – [Enabled; Disabled]• WatchDog 1 Function – [Enabl

Seite 50 - BIOS Security Setup Screen

Chapter 4 BIOS Setup48 Reference Manual CoreModule 435• Invalid OPCODE Condition – [Disabled; Enabled]• KB/MS System Fail – [Normal; TRI-State]• GPIO

Seite 51 - BIOS Chipset Setup Screen

CoreModule 435 Reference Manual 49Appendix A Technical SupportADLINK Technology, Inc. provides a number of methods for contacting Technical Support li

Seite 52

Appendix A Technical Support50 Reference Manual CoreModule 435Table A-1. Technical Support Contact InformationADLINK Technology Beijing Address: ࣫Ҁ

Seite 53

CoreModule 435 Reference Manual 51IndexNumerics1 to 256 settings Watchdog Timer (WDT) ... 35AANSI-compatible serial terminal ...

Seite 54 - BIOS Exit Setup Screen

Index52 Reference Manual CoreModule 435supported featuresCompact Flash socket ... 4connector list ...

Seite 55 - Appendix A Technical Support

Contentsvi Reference Manual CoreModule 435

Seite 56

CoreModule 435 Reference Manual 1Chapter 1 About This ManualPurpose of this ManualThis manual is for designers of systems based on the CoreModule™ 435

Seite 57

Chapter 1 About This Manual2 Reference Manual CoreModule 435• Intel Corporation and the 82541PI Gigabit Ethernet controller Data sheet: http://downloa

Seite 58

CoreModule 435 Reference Manual 3Chapter 2 Product OverviewThis overview presents general information about the PC/104 architecture and the CoreModule

Kommentare zu diesen Handbüchern

Keine Kommentare